# ECED2200 – Lab #2

# **Pre-Lab Information**

It is recommended that you read this entire lab ahead of time. Doing so will save you considerable time during the lab.

There is also several videos showing the use of the software tools – you will save considerable time by watching those now. See <u>http://colinoflynn.com/teaching/eced2200-intro-to-digital-circuits/</u> and look at the 'lab 2' information, links (if available) are provided.

# **Overall Objective**

The objective of this lab is to experiment with adder circuits and learn their characteristics. In addition some more advanced features of the design software used will be explored such as creating subcircuits.

# Deliverables

A standard lab report is due for this lab. See the requirements at colinoflynn.com/teaching . Note: you are requested to take screen-shots of certain results and include that in your lab report. If you don't know how to use the print-screen button/feature see this video: http://www.youtube.com/watch?v=6nZjo2WpEe0&hd=1 .



# Part #1: Simulating Half Adder, Creating a Subcircuit, Simulating a Full Adder

### **Objective**

- Build a half adder from basic logic gates
- Turn that half adder into a subcircuit
- Use half adder to create full adder

# **Required Materials**

- Computer with Xilinx ISE 13.2 Webpack installed.
  - All computers in the lab have this installed.
  - This is free software so you can install on your own computer if you wish, you can download it from <a href="http://www.xilinx.com/support/download/index.htm">http://www.xilinx.com/support/download/index.htm</a> select '13.2' on the side. The file is very large so you may wish to download at school, and you are required to register to license it.
- Example project file DigitalTrainer\_Simple.zip
  - This file contains an environment similar to the digital trainer you will use for testing hardware with.

# Procedure

#### NOTE: There is a video version of this procedure at

http://www.youtube.com/watch?v=OqHU214TInQ&hd=1 which will be much easier to follow along.

#### **Creating the Half Adder**

1. Unpack the given ZIP file somewhere. If using lab computers suggested to save to your personal drive or save to USB stick. Rename the folder something memorable, as you may save time by reusing parts of this lab later.

3RW002258578271		DigitalTraine	r Simple.zin
Open			(zipped) Folder
Open in new	window		
Extract All			

- 2. Open the resulting folder (it may open automatically), double-click on "DigitalTrainer\_Simple.xise" which will open the Xilinx Project Navigator
- 3. Double-click on the 'UUT' schematic file (io\_connections.sh):





4. Go to the 'Symbols' tab in the window that opens, select 'Logic' as the category, and 'and2' as the Symbol:



- 5. Place the AND gate into the center area. You may need to zoom in to see better.
- 6. Similarly, place a 'xor2' gate.





Connect up the gates as a half adder (schematic of half adder given at end). Use the switches as the inputs and LEDs as the outputs:

8. Save the file, then close JUST that file (NOT the whole project):

7-Segment Displays		
00\Labs\DigitalTrainer_Simple\io_connections.sch	h 🔀	

Select 'io\_connections\_ioconnections\_sch\_tb', then double-click 'Simulate Behavioural Model'.
 You may need to hit the '+' beside 'ISim Simulator':



10. In the window that opens, change to the 'Default.wcfg' tab:





11. Delete any unused signals. In this lab we only use signals SW1,SW2,LED1,LED2. Delete a signal by clicking it and hitting 'delete':



12. Use the zoom out button to get a good view of the entire waveform.



13. You can rename the inputs/outputs by right-clicking them and hitting 'rename'. If you forget which ports are which, you can look back in ISE Project Navigator (not the simulator) and open the schematic:



Window Layout Help	💥 Cut	Ctrl+X	1
) 🛛 🖉 🖉 🔊 🖉 🖉 🖉	Conv	Ctrl+C	
		carre	
	Paste	Ctrl+V	
6	🗙 Delete	Del	
- S	Rename		LEUS
<u> </u>	🖄 Find	Ctrl+F	······
2	Select All	Ctrl+A	
BUF	Expand		
_	Collapse		3
	Ungroup		e.**
2	ongroup		
1	Name	•	······
BUF	Radix	Þ	M02
۱	Signal Color	•	5 N
) SW6>5	Divides Calas	, i	9
- I	Divider Color	P	
	Reverse Bit Order	r	
dow Layout Help	🔽 Go To Source Co	de	_ 8
	Chan Drivers	uc	
	Show Drivers		🚩 🥦 🥕 📓 🛛 🗠 🗠 👔 👘 🦷 🚺 🖬 🕨 📭 1.00us 🗨 🦋 🔢 🗔 Re-launch
↔□♂× 🍠	Force Constant		153.000 ns
r Always_105_4 👝 🔜	Force Clock		
Name	Remove Force		0 ns  50 ns  100 ns   <mark>1</mark> 50 ns  200 ns  250 ns
🦉 🖉 🖉 🖓 🖉	- · · · · · ·		
Value 🔶 🥕 🗍 swa	🚬 New Group		
1	New Divider		
1 = 50M	🗰 New Virtual Bus		
1 🕘 LED2 -		-	
1 1			
Value 1 1 1 1 1 1 1 1 1 1 1 1 1	<ul> <li>New Group</li> <li>New Divider</li> <li>New Virtual Bus</li> </ul>	_	

14. Using the waveform display, fill in the truth table. You may need to scroll the waveform to start at time 0. You can click on different times in the waveform and just read A/B/Y directly off. Fill in the observations based on this.



15. Close the ISim window, it will ask if you really want to exit the application, hit "Yes".

#### **Creating a Full Adder**

16. Right-click in the 'Hierarchy' area and hit 'New Source':





17. Select schematic as type of source and name it 'half\_adder' or similar, then hit next, then finish. NOTE: ONLY Use A-Z, 0-9, and underscores in the name. Do not use dashes or spaces, it will result in errors. For example 'half-adder' and 'half adder' are all INVALID names that may be initially accepted but will later cause problems.

> New Source Wizard	a martin
Select Source Type Select source type, file name and its location. Schematic Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Library VHDL Package VHDL Test Bench	File name: half_adder  Location: emic\classes\ECED2200\Labs\DigitalTrainer_Simple
More Info	Next Cancel

18. We are going to redraw the half adder. Add the AND2 and XOR2 gates again:





19. Click the 'Add I/O Marker' button:



20. Click on each of the two outputs from each gate, and both inputs to one gate:



21. Use the pointer too to move the two input ports more to the left, this is required to allow adding additional wiring:







23. Hit 'Esc' to exit wire mode, or click on the pointer. Right-click on each port, hit 'Rename Port':



24. Give ports appropriate name:



25. Under 'Tools' select ' Symbol Wizard':





26. Change the 'pin name source' to 'Using Schematic'. Then change the 'schematic' to 'half\_adder', or whatever you named yours:

#### Source Page

Select the source for pin names and the symbol shape.

Pin name source		
Specify manually		
Output Schematic	half_adder	•
Using symbol		Ŧ
Import symbol	attributes	

27. Keep hitting 'Next' until you get to finish, then hit that too:

<b>D</b>	В	SUM		
: Info		Finish	Cance	:

28. Open io\_connections.sch again (you can close the half\_adder schematic & symbol file). Under 'symbols' you should have a new Category, which is your personal library. Add the 'half\_adder' symbol twice:



Symbols ↔ □ 🗗 🗙						
	- 6		2	3	4	5
	1 22					
Categories	8 C.3		1			
Categories						
- CasAll Symbolicae	1		Switches			
All Symbols	abo		OWHENES		nalt adder	
C:\E\Documents\academic\classes\ECED2200\	-		······································			
Arithmetic	-(0)	···>——••···				
Andrineue		IBUE	1		CARRY	•
Buffer					a a a a a a a a a a a a a a a a a a a	
Comparator			• • • • • • • • • • • • • • • • • • • •			
Comparator	1.				- D SUM	
Counter					0 30M	
Deceder		· · · · · · · · · · · · · · · · · · ·	·····		a a se a	
Tecouci	1					
	1 ×	BUF · · · · ·</th <th></th> <th></th> <th></th> <th></th>				
	41		• • • • • • • • • • • • • • • • • • • •		half adder	
A 11	D D					
Symbols						
	1	×				
half_adder	1 1	~	E		B A CARRY	-0
	10	IBUE				
	1 1				B B B B B B B B B B B B B B B B B B B	
	1					
		· · · · · · · · · · · · · · · · · · ·				
		··· >				
	1	BUE				
	A		· · · · · · · · · · · · · · · · · · ·			
	1.4.4					

29. Wire up as a full adder by using an OR gate to combine the two carry outputs, and feeding one half adder to another half adder:

	EUS	1.1.1
	—	
	······································	
JF	A	
- T		
	••••••••••••••••••••••••••••••••••••••	and a second second
	B	
	······································	
-		
317		<u>-</u>
	nalt adder	a se a sera de la sera
	nun uuuu	
	A. CARRY	
15		
· · · · · · · · · ·		· · · · •
	B	
	4.	
	■ · · 4 · · · · · · · · · · · · · · · ·	
. <u></u>	•••••••••••••••••••••••••••••••••••••••	
JF	• • • • • • • • • • • • • • • • • • •	[
	······································	a sa 🗸 🗸 🗛 🗛 🗛
	E.	
	3.	

30. Simulate this in a similar manner to the half\_adder. This time there is an extra input, so you need to keep SW1, SW2, SW3, LED1, LED2.

### Half/Full Adder/Subtractor Schematics

#### Half Adder



Full Adder





#### **Observations**

#### Half Adder Truth Table

Α	В	Carry	Sum
0	0		
0	1		
1	0		
1	1		

#### Full Adder Truth Table:

Α	В	Carry -in	Carry -Out	Sum-Out
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

# Questions

Please answer the following questions in the discussion part of your lab:

- 1. Discuss how we use the inputs to the full adder. In class we showed for example how when we add one column, the resulting carry goes over to the next column. With such an example show where the inputs/outputs to the full adder come from/go to.
- 2. Perform the same discussion as in #1 but with the full subtractor. Again you may find it helpful to write a simple example (e.g.: something like  $10_2 01_2$ ) and show how the A,B, Borrow In, Difference Out, and Borrow Out inputs/outputs are used for each bit.



# Part #2: Xilinx CPLD Blocks - Physical Implementation

### **Objective**

- Learn about addition blocks provided by the CPLDs
- Implement chained adders

# **Background & Procedure**

### **Required Materials**

- Computer with Xilinx ISE 13.2 Webpack installed.
  - All computers in the lab have this installed.
  - This is free software so you can install on your own computer if you wish, you can download it from <a href="http://www.xilinx.com/support/download/index.htm">http://www.xilinx.com/support/download/index.htm</a> select '13.2' on the side. The file is very large so you may wish to download at school, and you are required to register to license it.
- Example project file DigitalTrainer\_Simple.zip
  - This file contains an environment similar to the digital trainer you will use for testing hardware with. Note if you have already performed the simulation portion (section 1) you may keep that same file open.
- Digital Trainer Board

# Procedure

#### **ADSU1 Component**

Xilinx provides an 'ADSU1' part, which is available under the 'Arithmetic' symbol library. You will place this part and explore what it does.

1. Unpack the given ZIP file somewhere. If using lab computers suggested to save to your personal drive or save to USB stick. Rename the folder something memorable, as you may save time by reusing parts of this lab later.

3RW(	02258578271		DigitalTraine	r Simple.zin
	Open			(zipped) Folder
	Open in new v	vindow		
	Extract All			

- 2. Open the resulting folder (it may open automatically), double-click on "DigitalTrainer\_Simple.xise" which will open the Xilinx Project Navigator
- 3. From the top left meny select "Implementation" instead of "Simulation" as the view:





- 4. Double-click on the 'io\_connections' file.
- 5. Place the 'adsu1' part under the 'Arithmetic' category:

Symbols	⇔□₽×	k	
Categories		×	· · ·
<all symbols=""></all>	2 =	abc	••••
- Arithmetic	=	<u>a(0)</u>	SV
		⊨	
Counter	-	Å9	:::
		₽	SV
Symbols		♣	
add4		$\overline{}$	SV
add8 adsul		0	· · · ·
adsu16			
a0504	<b>•</b>		SV
Symbol Name Filter			
		÷	SV
Rotate 0	•	<u>/</u> ]]_	••••
Symbol Info		7	
🖺 Files 🖺 Libraries 🌨 Symbols 🌮 Opt	ions (	×	

6. Wire the inputs to the switches, the two outputs to the LEDs. You may wire it up any way you wish, but remember which input goes to which SW/LED. Here is one example:





- 7. Implement the design in the board:
  - a. Ensure the 'Implementation' view is selected, and select file io\_connections. Then double-click on 'Implement Design':



b. The implementation phase should run. Afterwards your view will look like this, you must have a Green checkmark beside 'Generate Programming File':





- c. Plug in the Digital Explorer board. The power LED should light briefly and the Activity LED should blink on then off. **If the activity LED stays on unplug & replug the board.**
- d. Open the folder you created in step 2, the same one with the .xise file in it. Find the file called either **program** or **program.bat** and double-click it:



e. This will open a command-line window, and take a little bit (~30-60 seconds) to finish:



At the end it will say "press any key to continue...". If this happens immediately something is wrong, probably drivers were not loaded for the Digital Explorer board.





During this time your 'activity' LED should be on as well.

- f. Once it is downloaded, ensure the 'CPLD Reset' switch is set to '0' (down towards bottom).
- g. Now you can control the inputs & watch the outputs on the LED.
- 8. Vary the inputs and record the outputs in the truth table. You must remember what 'SW1' corresponds to if you used a different mapping when recording your truth table!
- 9. As the same suggests, this part can perform either an ADDITION or SUBTRACTION based on certain inputs. What input controls the mode, and what is the function of the remaining inputs/outputs for the different modes?

#### **Observations**

Steps 8 & 9 of the procedure include the observations you should include.



# Part #3: A 4-Bit Adder

### **Objective**

• Design your own 4-bit adder

### **Required Materials**

- Computer with Xilinx ISE 13.2 Webpack installed.
  - All computers in the lab have this installed.
  - This is free software so you can install on your own computer if you wish, you can download it from <a href="http://www.xilinx.com/support/download/index.htm">http://www.xilinx.com/support/download/index.htm</a> select '13.2' on the side. The file is very large so you may wish to download at school, and you are required to register to license it.
- Example project file DigitalTrainer\_Simple.zip
  - This file contains an environment similar to the digital trainer you will use for testing hardware with.

# Procedure

For this portion, you will be required to build a 4-bit adder.

SW1 – SW4 = Input Number (M). SW1 is the Least Significant Bit (LSB), SW4 is the Most Significant Bit (MSB). The following table gives a few examples to show you this interpretation:

SW1	SW2	SW3	SW4	Decimal (M)
0	0	0	0	0
1	0	0	0	1
0	0	0	1	8

Five of the LEDs will be used for the output R, LED1-LED5. LED1 is the LSB, LED5 is the MSB. Again the following table shows some examples of the LED binary to decimal interpretation:

LED1	LED2	LED3	LED4	LED5	Decimal (R)
0	0	0	0	0	0
1	0	0	0	0	1
0	0	0	1	0	8

The circuit must perform the operation **R (output) = M (input) + P**, where P is a constant. The value of P is the right-most number of your banner ID (student number). For example if your banner number is B00123456, you would be adding P=6 to the input. The following provides additional guidance:

1. You may use any components in the library, including ones you created in the 'simulation' portion of this lab. There are many different ways to solve this problem: you could chain the



ADSU1 components, chain the ADD1 components, chain the full adders you build in part 1, or even use a larger logic block. A detailed description of the logic blocks available for your schematic is given at

http://www.xilinx.com/support/documentation/sw\_manuals/xilinx13\_2/cpld\_all\_scm.pdf .

- 2. Be sure to record the P number you used in the observations. I will confirm the selected P matches your banner ID as expected.
- 3. When inputting the binary constant, you may find it useful to use the 'GND' and 'VCC' components to tie a specific pint to 0 or 1 respectively. They are found in the 'general' category:

Decoder	A
Flip_Flop	
General	
IO	=
Latch	
Logic	-
mbols	
constant	
gnd	
title	

4. When simulating the design, it will be useful to have a 'Virtual Bus' so you do not need to decode the binary values. To do this, first select the lines you want together by holding down the 'CTRL' button while clicking the lines:



Then right-click and select 'New Virtual Bus':

ΗZ	<b>.</b>	New Group	
-14		New Divider	
1[41	EX.	New Virtual Bus	

Give the bus a name:



		l I
Input M	1000	
Ug sw5	0	

Then right-click on that name, and select 'Radix->Unsigned Decimal':



Check the bit order (MSB/LSB) is correct. To do this expand the bus, and compare the resulting bit order with the 'expected' bit. So for example here we see SW1 is '1' and SW2,SW3,SW4 is '0'. The result is expected to be decimal 1, but is instead decimal 8:

🔻 🏬 Input M	8	4
10 sw1	1	
🗓 sw2	0	
U <sub>C</sub> sw3	0	
🕡 sw4	0	

So we right-click on it again, and select 'Reverse Bit Order', which brings the result to the expected decimal 1:





5. You can perform the same virtual bus on the output lines. Again verify if the bit order is as expected. For example if my Banner ID ended in '8', the following would be the expected input & output:

Name	Value	500 ns	550
🔻 🏬 Input M	12	6 7 8 9	10
16 sw1	0		
↓ sw2	0		
🗓 swз	1		
16 SW4	1		
🔻 📷 Output	20	15 16 17	18
led1	0		
Ue LED2	0		
Ue LED3	1		
Ue LED4	0		
LED5	1		

6. Be sure to include the schematic you implemented (you can use the 'printscreen' button), and also include an image of the input and output waveform for the entire input count sequence (e.g.: 0,1,2,3,...,14,15,16).



#### **Observations**

Include the schematic of your implementation and input/output waveform showing the input is the expected value (e.g.: R=M+P).

Include a few sentences explaining how you choose the design. For example was the design based on class notes, class slides, an external website, or some other reference? Did it work first time or were there problems?

